JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY, ANANTAPUR

ANANTHAPURAMU - 515002 (A.P.) INDIA

EXAMINATION BRANCH

M.Tech (SEER Akademi) II Semester Regular Examinations - August 2014 Results
(For 2013 Admitted batches only.)

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
130A1J0101	**C JYOTHINATH**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	36	46	82	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	36	53	89	P	3
13J01203	ARM BASED DEVELOPMENT	37	35	72	P	3
13J01204	PROTOCALS & INTERFACES	35	41	76	P	3
13J01205a	LOW POWER DESIGN FOR SOC	35	49	84	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	36	54	90	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	38	55	93	P	2
13J01208	ARM BASED DEVELOPMENT LAB	37	56	93	P	2
13J01209	PROTOCALS & INTERFACES LAB	36	50	86	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	37	54	91	P	2
APPLIED : 10	**PASSED : 10** **TOTAL:**	**363**	**493**	**856**	**85.6 %**	
130A1J0103	**G V PAVAN KUMAR REDDY**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	43	78	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	30	47	77	P	3
13J01203	ARM BASED DEVELOPMENT	34	40	74	P	3
13J01204	PROTOCALS & INTERFACES	35	47	82	P	3
13J01205a	LOW POWER DESIGN FOR SOC	36	51	87	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	34	51	85	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	33	44	77	P	2
13J01208	ARM BASED DEVELOPMENT LAB	35	50	85	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	45	78	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	34	55	89	P	2
APPLIED : 10	**PASSED : 10** **TOTAL:**	**339**	**473**	**812**	**81.2 %**	
130A1J0104	**B C VENGAMUNI**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	32	39	71	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	37	62	P	3
13J01203	ARM BASED DEVELOPMENT	28	37	65	P	3
13J01204	PROTOCALS & INTERFACES	25	35	60	P	3
13J01205a	LOW POWER DESIGN FOR SOC	27	44	71	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	32	44	76	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	40	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	46	78	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	38	70	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	40	71	P	2
APPLIED : 10	PASSED : 10	TOTAL:	295	400	695	69.5 %

130A1J0105 CHINNATHAMBI UDAY SOUNDAR RAJ

13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	47	82	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	33	47	80	P	3
13J01203	ARM BASED DEVELOPMENT	37	37	74	P	3
13J01204	PROTOCALS & INTERFACES	33	47	80	P	3
13J01205a	LOW POWER DESIGN FOR SOC	35	52	87	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	49	82	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	32	42	74	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	48	79	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	41	73	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	50	82	P	2
APPLIED : 10	PASSED : 10	TOTAL:	333	460	793	79.3 %

130A1J0106 DEVI REDDY JAHNAVI

13J01201	DIGITAL VLSI PHYSICAL DESIGN	32	30	62	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	24	39	63	P	3
13J01203	ARM BASED DEVELOPMENT	35	36	71	P	3
13J01204	PROTOCALS & INTERFACES	23	36	59	P	3
13J01205a	LOW POWER DESIGN FOR SOC	23	46	69	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	41	71	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	37	67	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	46	77	P	2
13J01209	PROTOCALS & INTERFACES LAB	30	36	66	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	30	39	69	P	2
APPLIED : 10	PASSED : 10	TOTAL:	288	386	674	67.4 %

130A1J0107 KUNDA REVATHI

13J01201	DIGITAL VLSI PHYSICAL DESIGN	33	42	75	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	29	45	74	P	3
13J01203	ARM BASED DEVELOPMENT	31	37	68	P	3
13J01204	PROTOCALS & INTERFACES	31	45	76	P	3
13J01205a	LOW POWER DESIGN FOR SOC	27	47	74	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	46	77	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	32	37	69	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	47	78	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01209	PROTOCALS & INTERFACES LAB	32	38	70	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	46	78	P	2
APPLIED : 10	PASSED : 10 TOTAL:	309	430	739	73.9 %	
130A1J0108	**PETLURU VENKATA RAMA SANDEEP**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	37	42	79	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	27	38	65	P	3
13J01203	ARM BASED DEVELOPMENT	31	34	65	P	3
13J01204	PROTOCALS & INTERFACES	33	44	77	P	3
13J01205a	LOW POWER DESIGN FOR SOC	35	45	80	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	48	81	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	44	78	P	2
13J01208	ARM BASED DEVELOPMENT LAB	34	49	83	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	42	75	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	33	45	78	P	2
APPLIED : 10	PASSED : 10 TOTAL:	330	431	761	76.1 %	
130A1J0109	**BONALA MOHAMMAD AZEEZ**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	31	32	63	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	26	37	63	P	3
13J01203	ARM BASED DEVELOPMENT	32	33	65	P	3
13J01204	PROTOCALS & INTERFACES	26	36	62	P	3
13J01205a	LOW POWER DESIGN FOR SOC	27	42	69	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	44	75	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	44	74	P	2
13J01208	ARM BASED DEVELOPMENT LAB	30	48	78	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	40	71	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	46	78	P	2
APPLIED : 10	PASSED : 10 TOTAL:	296	402	698	69.8 %	
130A1J0110	**KURUBA NATARAJ**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	37	36	73	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	35	48	83	P	3
13J01203	ARM BASED DEVELOPMENT	35	38	73	P	3
13J01204	PROTOCALS & INTERFACES	30	47	77	P	3
13J01205a	LOW POWER DESIGN FOR SOC	34	50	84	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	48	81	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	46	80	P	2
13J01208	ARM BASED DEVELOPMENT LAB	35	53	88	P	2
13J01209	PROTOCALS & INTERFACES LAB	34	43	77	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	34	48	82	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
APPLIED : 10	PASSED : 10	TOTAL:	341	457	798	79.8 %
130A1J0111	DASAMANDAM VENKATA SUPRIYA					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	33	40	73	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	26	38	64	P	3
13J01203	ARM BASED DEVELOPMENT	33	41	74	P	3
13J01204	PROTOCALS & INTERFACES	27	38	65	P	3
13J01205a	LOW POWER DESIGN FOR SOC	26	41	67	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	43	73	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	40	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	33	47	80	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	40	72	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	44	75	P	2
APPLIED : 10	PASSED : 10	TOTAL:	302	412	714	71.4 %
130A1J0112	L LAVANYA					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	30	35	65	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	27	40	67	P	3
13J01203	ARM BASED DEVELOPMENT	29	33	62	P	3
13J01204	PROTOCALS & INTERFACES	28	37	65	P	3
13J01205a	LOW POWER DESIGN FOR SOC	28	45	73	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	44	75	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	41	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	47	79	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	39	70	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	40	72	P	2
APPLIED : 10	PASSED : 10	TOTAL:	298	401	699	69.9 %
130A1J0113	T R ASIF BASHA					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	37	72	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	31	49	80	P	3
13J01203	ARM BASED DEVELOPMENT	32	35	67	P	3
13J01204	PROTOCALS & INTERFACES	28	50	78	P	3
13J01205a	LOW POWER DESIGN FOR SOC	36	52	88	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	32	54	86	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	33	48	81	P	2
13J01208	ARM BASED DEVELOPMENT LAB	33	52	85	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	44	76	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	33	49	82	P	2
APPLIED : 10	PASSED : 10	TOTAL:	325	470	795	79.5 %

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
130A1J0114	**S YAMINI**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	26	30	56	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	38	63	P	3
13J01203	ARM BASED DEVELOPMENT	31	32	63	P	3
13J01204	PROTOCALS & INTERFACES	29	34	63	P	3
13J01205a	LOW POWER DESIGN FOR SOC	33	46	79	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	47	77	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	AB	31	F	0
13J01208	ARM BASED DEVELOPMENT LAB	31	48	79	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	41	72	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	44	76	P	2
APPLIED : 10	**PASSED : 9** **TOTAL:**	**299**	**360**	**659**	**65.9 %**	
130A1J0115	**KAPA KEHARIKA**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	37	38	75	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	31	46	77	P	3
13J01203	ARM BASED DEVELOPMENT	37	36	73	P	3
13J01204	PROTOCALS & INTERFACES	29	45	74	P	3
13J01205a	LOW POWER DESIGN FOR SOC	33	47	80	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	50	83	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	42	76	P	2
13J01208	ARM BASED DEVELOPMENT LAB	35	54	89	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	42	75	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	34	49	83	P	2
APPLIED : 10	**PASSED : 10** **TOTAL:**	**336**	**449**	**785**	**78.5 %**	
130A1J0116	**ELASARAPU RAMYA**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	31	33	64	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	43	68	P	3
13J01203	ARM BASED DEVELOPMENT	27	37	64	P	3
13J01204	PROTOCALS & INTERFACES	25	39	64	P	3
13J01205a	LOW POWER DESIGN FOR SOC	26	40	66	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	43	73	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	39	70	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	47	78	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	38	70	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	43	74	P	2
APPLIED : 10	**PASSED : 10** **TOTAL:**	**289**	**402**	**691**	**69.1 %**	
130A1J0117	**SINGAMPALLI ARUNA**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	37	AB	37	F	0

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	33	AB	33	F	0
13J01203	ARM BASED DEVELOPMENT	39	AB	39	F	0
13J01204	PROTOCALS & INTERFACES	29	AB	29	F	0
13J01205a	LOW POWER DESIGN FOR SOC	31	AB	31	F	0
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	51	84	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	51	85	P	2
13J01208	ARM BASED DEVELOPMENT LAB	35	55	90	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	46	79	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	50	82	P	2
APPLIED : 10	PASSED : 5 TOTAL:	336	253	589	58.9 %	

130A1J0118 GOLLA SUNITHA

13J01201	DIGITAL VLSI PHYSICAL DESIGN	32	33	65	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	24	38	62	P	3
13J01203	ARM BASED DEVELOPMENT	25	32	57	P	3
13J01204	PROTOCALS & INTERFACES	24	36	60	P	3
13J01205a	LOW POWER DESIGN FOR SOC	23	36	59	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	43	73	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	38	69	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	46	77	P	2
13J01209	PROTOCALS & INTERFACES LAB	30	36	66	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	30	37	67	P	2
APPLIED : 10	PASSED : 10 TOTAL:	280	375	655	65.5 %	

130A1J0119 MEDAM SINDHURA

13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	31	66	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	32	47	79	P	3
13J01203	ARM BASED DEVELOPMENT	35	35	70	P	3
13J01204	PROTOCALS & INTERFACES	35	40	75	P	3
13J01205a	LOW POWER DESIGN FOR SOC	30	45	75	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	46	79	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	33	47	80	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	54	86	P	2
13J01209	PROTOCALS & INTERFACES LAB	34	44	78	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	34	41	75	P	2
APPLIED : 10	PASSED : 10 TOTAL:	333	430	763	76.3 %	

130A1J0120 YELLANURU M ALTAF JEELAN BASHA

13J01201	DIGITAL VLSI PHYSICAL DESIGN	27	32	59	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	27	36	63	P	3
13J01203	ARM BASED DEVELOPMENT	33	34	67	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01204	PROTOCALS & INTERFACES	30	40	70	P	3
13J01205a	LOW POWER DESIGN FOR SOC	29	45	74	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	45	76	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	42	72	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	49	81	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	37	68	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	41	73	P	2
APPLIED : 10	PASSED : 10 TOTAL:	302	401	703	70.3 %	

130A1J0121 YALLURU NARENDRA BABU

13J01201	DIGITAL VLSI PHYSICAL DESIGN	31	31	62	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	39	64	P	3
13J01203	ARM BASED DEVELOPMENT	30	35	65	P	3
13J01204	PROTOCALS & INTERFACES	31	42	73	P	3
13J01205a	LOW POWER DESIGN FOR SOC	29	45	74	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	45	76	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	32	39	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	48	80	P	2
13J01209	PROTOCALS & INTERFACES LAB	30	39	69	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	45	77	P	2
APPLIED : 10	PASSED : 10 TOTAL:	303	408	711	71.1 %	

130A1J0122 N C D HYNDAVI

13J01201	DIGITAL VLSI PHYSICAL DESIGN	37	35	72	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	40	65	P	3
13J01203	ARM BASED DEVELOPMENT	29	31	60	P	3
13J01204	PROTOCALS & INTERFACES	27	35	62	P	3
13J01205a	LOW POWER DESIGN FOR SOC	30	40	70	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	41	71	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	37	67	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	46	77	P	2
13J01209	PROTOCALS & INTERFACES LAB	30	37	67	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	39	70	P	2
APPLIED : 10	PASSED : 10 TOTAL:	300	381	681	68.1 %	

130A1J0123 MATCHA MADHURI

13J01201	DIGITAL VLSI PHYSICAL DESIGN	32	44	76	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	29	39	68	P	3
13J01203	ARM BASED DEVELOPMENT	31	42	73	P	3
13J01204	PROTOCALS & INTERFACES	28	37	65	P	3
13J01205a	LOW POWER DESIGN FOR SOC	31	42	73	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	42	73	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	39	70	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	47	79	P	2
13J01209	PROTOCALS & INTERFACES LAB	30	38	68	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	43	74	P	2
APPLIED : 10	PASSED : 10 TOTAL:	306	413	719	71.9 %	

130A1J0124 KASIBOINA VENKATA ASHOK KUMAR

13J01201	DIGITAL VLSI PHYSICAL DESIGN	29	30	59	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	35	60	P	3
13J01203	ARM BASED DEVELOPMENT	28	22	50	F	0
13J01204	PROTOCALS & INTERFACES	24	30	54	P	3
13J01205a	LOW POWER DESIGN FOR SOC	28	36	64	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	40	70	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	37	68	P	2
13J01208	ARM BASED DEVELOPMENT LAB	30	46	76	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	37	68	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	36	67	P	2
APPLIED : 10	PASSED : 9 TOTAL:	287	349	636	63.6 %	

130A1J0125 YR APARNA

13J01201	DIGITAL VLSI PHYSICAL DESIGN	36	40	76	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	37	51	88	P	3
13J01203	ARM BASED DEVELOPMENT	38	39	77	P	3
13J01204	PROTOCALS & INTERFACES	33	48	81	P	3
13J01205a	LOW POWER DESIGN FOR SOC	34	50	84	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	37	53	90	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	36	53	89	P	2
13J01208	ARM BASED DEVELOPMENT LAB	36	54	90	P	2
13J01209	PROTOCALS & INTERFACES LAB	35	49	84	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	36	49	85	P	2
APPLIED : 10	PASSED : 10 TOTAL:	358	486	844	84.4 %	

130A1J0126 S VENKATA PRATHYUSHA

13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	AB	35	F	0
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	23	AB	23	F	0
13J01203	ARM BASED DEVELOPMENT	33	AB	33	F	0
13J01204	PROTOCALS & INTERFACES	26	AB	26	F	0
13J01205a	LOW POWER DESIGN FOR SOC	27	40	67	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	38	68	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	AB	30	F	0

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01208	ARM BASED DEVELOPMENT LAB	30	44	74	P	2
13J01209	PROTOCALS & INTERFACES LAB	30	36	66	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	30	39	69	P	2
APPLIED : 10	PASSED : 5	**TOTAL:**	**294**	**197**	**491**	**49.1 %**
130A1J0127	**G SREENIVASULU**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	33	35	68	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	28	40	68	P	3
13J01203	ARM BASED DEVELOPMENT	30	37	67	P	3
13J01204	PROTOCALS & INTERFACES	31	41	72	P	3
13J01205a	LOW POWER DESIGN FOR SOC	35	44	79	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	44	75	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	40	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	32	47	79	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	40	72	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	43	74	P	2
APPLIED : 10	PASSED : 10	**TOTAL:**	**314**	**411**	**725**	**72.5 %**
130A1J0129	**GANDHAPUDI HARI HARA SAI**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	33	34	67	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	27	40	67	P	3
13J01203	ARM BASED DEVELOPMENT	31	33	64	P	3
13J01204	PROTOCALS & INTERFACES	25	39	64	P	3
13J01205a	LOW POWER DESIGN FOR SOC	29	48	77	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	32	45	77	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	40	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	48	79	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	42	73	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	43	74	P	2
APPLIED : 10	PASSED : 10	**TOTAL:**	**301**	**412**	**713**	**71.3 %**
130A1J0130	**MESA YOGANANDA**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	34	69	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	33	43	76	P	3
13J01203	ARM BASED DEVELOPMENT	39	39	78	P	3
13J01204	PROTOCALS & INTERFACES	33	46	79	P	3
13J01205a	LOW POWER DESIGN FOR SOC	33	48	81	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	34	50	84	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	35	49	84	P	2
13J01208	ARM BASED DEVELOPMENT LAB	33	51	84	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	44	77	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J01210a	LOW POWER DESIGN FOR SOC LAB	33	47	80	P	2
APPLIED : 10	PASSED : 10 TOTAL:	341	451	792	79.2 %	
130A1J0131	**KOTWAL PRANEETH**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	34	34	68	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	22	40	62	P	3
13J01203	ARM BASED DEVELOPMENT	37	35	72	P	3
13J01204	PROTOCALS & INTERFACES	33	43	76	P	3
13J01205a	LOW POWER DESIGN FOR SOC	31	45	76	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	35	53	88	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	50	84	P	2
13J01208	ARM BASED DEVELOPMENT LAB	34	52	86	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	48	81	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	34	50	84	P	2
APPLIED : 10	PASSED : 10 TOTAL:	327	450	777	77.7 %	
130A1J0132	**CHIGURUVADA SUMANTH SAI**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	33	32	65	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	27	46	73	P	3
13J01203	ARM BASED DEVELOPMENT	29	37	66	P	3
13J01204	PROTOCALS & INTERFACES	35	44	79	P	3
13J01205a	LOW POWER DESIGN FOR SOC	30	49	79	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	32	49	81	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	49	83	P	2
13J01208	ARM BASED DEVELOPMENT LAB	33	51	84	P	2
13J01209	PROTOCALS & INTERFACES LAB	34	42	76	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	33	49	82	P	2
APPLIED : 10	PASSED : 10 TOTAL:	320	448	768	76.8 %	
130A1J0133	**A SRUTHI**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	31	33	64	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	39	64	P	3
13J01203	ARM BASED DEVELOPMENT	32	41	73	P	3
13J01204	PROTOCALS & INTERFACES	26	39	65	P	3
13J01205a	LOW POWER DESIGN FOR SOC	31	40	71	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	42	73	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	41	71	P	2
13J01208	ARM BASED DEVELOPMENT LAB	30	54	84	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	38	69	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	31	43	74	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
APPLIED : 10	PASSED : 10	TOTAL:	298	410	708	70.8 %
130A1J0134	ALAM VISHNU PRIYA					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	33	40	73	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	33	42	75	P	3
13J01203	ARM BASED DEVELOPMENT	33	40	73	P	3
13J01204	PROTOCALS & INTERFACES	31	44	75	P	3
13J01205a	LOW POWER DESIGN FOR SOC	33	48	81	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	49	82	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	34	40	74	P	2
13J01208	ARM BASED DEVELOPMENT LAB	35	53	88	P	2
13J01209	PROTOCALS & INTERFACES LAB	33	41	74	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	34	50	84	P	2
APPLIED : 10	PASSED : 10	TOTAL:	332	447	779	77.9 %
130A1J0135	D ASHOK KUMAR REDYY					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	31	26	57	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	27	35	62	P	3
13J01203	ARM BASED DEVELOPMENT	27	39	66	P	3
13J01204	PROTOCALS & INTERFACES	27	39	66	P	3
13J01205a	LOW POWER DESIGN FOR SOC	31	45	76	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	43	74	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	31	41	72	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	49	80	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	40	72	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	40	72	P	2
APPLIED : 10	PASSED : 10	TOTAL:	300	397	697	69.7 %
130A1J0136	JORIGA GALESHWAR					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	31	29	60	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	25	41	66	P	3
13J01203	ARM BASED DEVELOPMENT	31	41	72	P	3
13J01204	PROTOCALS & INTERFACES	28	40	68	P	3
13J01205a	LOW POWER DESIGN FOR SOC	30	41	71	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	33	44	77	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	32	41	73	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	49	80	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	42	74	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	49	81	P	2
APPLIED : 10	PASSED : 10	TOTAL:	305	417	722	72.2 %

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
130A1J0137	**KONATHALAPALLE SREE LEKHA**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	35	40	75	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	32	42	74	P	3
13J01203	ARM BASED DEVELOPMENT	31	38	69	P	3
13J01204	PROTOCALS & INTERFACES	29	40	69	P	3
13J01205a	LOW POWER DESIGN FOR SOC	31	48	79	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	31	43	74	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	32	43	75	P	2
13J01208	ARM BASED DEVELOPMENT LAB	33	50	83	P	2
13J01209	PROTOCALS & INTERFACES LAB	32	39	71	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	32	44	76	P	2
APPLIED : 10	PASSED : 10 TOTAL:	318	427	745	74.5 %	
130A1J0138	**M MOHAN REDDY**					
13J01201	DIGITAL VLSI PHYSICAL DESIGN	28	27	55	P	3
13J01202	ADVANCED VERIFICATION USING SYSTEMS VERILOG	23	34	57	P	3
13J01203	ARM BASED DEVELOPMENT	25	35	60	P	3
13J01204	PROTOCALS & INTERFACES	25	34	59	P	3
13J01205a	LOW POWER DESIGN FOR SOC	26	38	64	P	3
13J01206	DIGITAL VLSI PHYSICAL DESIGN LAB	30	40	70	P	2
13J01207	ADVANCED VERIFICATION USING SYSTEMS VERILOG LAB	30	38	68	P	2
13J01208	ARM BASED DEVELOPMENT LAB	31	46	77	P	2
13J01209	PROTOCALS & INTERFACES LAB	31	36	67	P	2
13J01210a	LOW POWER DESIGN FOR SOC LAB	30	38	68	P	2
APPLIED : 10	PASSED : 10 TOTAL:	279	366	645	64.5 %	
130A1J0201	**GAEKWADE SANTOSH KUMAR**					
13J02201	REAL TIME OPERATING SYSTEMS	36	39	75	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	29	34	63	P	3
13J02203	ARM BASED DEVELOPMENT	37	37	74	P	3
13J02204	PROTOCALS & INTERFACES	33	32	65	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	36	39	75	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	44	77	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	34	40	74	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	47	79	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	49	83	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	34	45	79	P	2
APPLIED : 10	PASSED : 10 TOTAL:	338	406	744	74.4 %	
130A1J0202	**NAGETI SIVAPRUDVI RAJ**					
13J02201	REAL TIME OPERATING SYSTEMS	36	50	86	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	31	64	P	3
13J02203	ARM BASED DEVELOPMENT	39	42	81	P	3
13J02204	PROTOCALS & INTERFACES	33	42	75	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	35	43	78	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	34	47	81	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	44	79	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	45	79	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	50	83	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	34	42	76	P	2
APPLIED : 10	PASSED : 10 TOTAL:	346	436	782	78.2 %	

130A1J0203 CHANNA SIVARAM KUMAR

13J02201	REAL TIME OPERATING SYSTEMS	35	39	74	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	32	46	78	P	3
13J02203	ARM BASED DEVELOPMENT	32	33	65	P	3
13J02204	PROTOCALS & INTERFACES	32	43	75	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	41	73	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	39	51	90	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	39	48	87	P	2
13J02208	ARM BASED DEVELOPMENT LAB	38	55	93	P	2
13J02209	PROTOCALS & INTERFACES LAB	38	53	91	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	38	54	92	P	2
APPLIED : 10	PASSED : 10 TOTAL:	355	463	818	81.8 %	

130A1J0204 MEDISETTI RAJENDRA BABU

13J02201	REAL TIME OPERATING SYSTEMS	25	37	62	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	27	35	62	P	3
13J02203	ARM BASED DEVELOPMENT	29	39	68	P	3
13J02204	PROTOCALS & INTERFACES	28	33	61	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	37	65	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	30	38	68	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	38	70	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	39	69	P	2
13J02209	PROTOCALS & INTERFACES LAB	31	44	75	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	38	68	P	2
APPLIED : 10	PASSED : 10 TOTAL:	290	378	668	66.8 %	

130A1J0205 ITREDDY VINODKUMARREDDY

13J02201	REAL TIME OPERATING SYSTEMS	35	43	78	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	39	72	P	3
13J02203	ARM BASED DEVELOPMENT	39	40	79	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02204	PROTOCALS & INTERFACES	33	47	80	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	31	42	73	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	49	82	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	43	78	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	46	80	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	48	81	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	34	44	78	P	2
APPLIED : 10	PASSED : 10 TOTAL:	340	441	781	78.1 %	

130A1J0206 GONUGUNTLA TEJASWANI

13J02201	REAL TIME OPERATING SYSTEMS	35	35	70	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	29	31	60	P	3
13J02203	ARM BASED DEVELOPMENT	36	28	64	P	3
13J02204	PROTOCALS & INTERFACES	35	38	73	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	31	38	69	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	35	48	83	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	42	77	P	2
13J02208	ARM BASED DEVELOPMENT LAB	33	44	77	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	45	79	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	33	47	80	P	2
APPLIED : 10	PASSED : 10 TOTAL:	336	396	732	73.2 %	

130A1J0207 M ANUSHA

13J02201	REAL TIME OPERATING SYSTEMS	36	49	85	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	35	41	76	P	3
13J02203	ARM BASED DEVELOPMENT	39	39	78	P	3
13J02204	PROTOCALS & INTERFACES	37	50	87	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	36	42	78	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	34	49	83	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	34	44	78	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	46	80	P	2
13J02209	PROTOCALS & INTERFACES LAB	35	50	85	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	33	50	83	P	2
APPLIED : 10	PASSED : 10 TOTAL:	353	460	813	81.3 %	

130A1J0208 ARAVETI KANTHIKRUPA

13J02201	REAL TIME OPERATING SYSTEMS	33	40	73	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	31	43	74	P	3
13J02203	ARM BASED DEVELOPMENT	37	35	72	P	3
13J02204	PROTOCALS & INTERFACES	33	44	77	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	35	40	75	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	42	74	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	40	73	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	43	77	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	44	76	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	41	73	P	2
APPLIED : 10	PASSED : 10 TOTAL:	332	412	744	74.4 %	

130A1J0209 J PHALGUNI

13J02201	REAL TIME OPERATING SYSTEMS	35	42	77	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	40	73	P	3
13J02203	ARM BASED DEVELOPMENT	33	44	77	P	3
13J02204	PROTOCALS & INTERFACES	32	42	74	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	42	74	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	48	80	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	34	41	75	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	43	75	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	48	82	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	33	43	76	P	2
APPLIED : 10	PASSED : 10 TOTAL:	330	433	763	76.3 %	

130A1J0210 BESTA KOMALA

13J02201	REAL TIME OPERATING SYSTEMS	27	47	74	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	28	32	60	P	3
13J02203	ARM BASED DEVELOPMENT	32	39	71	P	3
13J02204	PROTOCALS & INTERFACES	31	50	81	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	53	81	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	44	77	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	40	72	P	2
13J02208	ARM BASED DEVELOPMENT LAB	33	45	78	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	48	81	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	42	74	P	2
APPLIED : 10	PASSED : 10 TOTAL:	309	440	749	74.9 %	

130A1J0211 TUMMALA SRIKANTH SADHU

13J02201	REAL TIME OPERATING SYSTEMS	35	42	77	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	34	67	P	3
13J02203	ARM BASED DEVELOPMENT	39	41	80	P	3
13J02204	PROTOCALS & INTERFACES	33	49	82	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	33	50	83	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	37	53	90	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	39	48	87	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02208	ARM BASED DEVELOPMENT LAB	39	55	94	P	2
13J02209	PROTOCALS & INTERFACES LAB	38	54	92	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	37	53	90	P	2
APPLIED : 10	PASSED : 10 TOTAL:	363	479	842	84.2 %	

130A1J0212 PUTLURU MADHUSUDHAN REDDY

13J02201	REAL TIME OPERATING SYSTEMS	33	35	68	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	29	38	67	P	3
13J02203	ARM BASED DEVELOPMENT	33	36	69	P	3
13J02204	PROTOCALS & INTERFACES	33	44	77	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	42	74	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	42	75	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	42	74	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	41	72	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	42	74	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	40	72	P	2
APPLIED : 10	PASSED : 10 TOTAL:	320	402	722	72.2 %	

130A1J0214 KARAKALA REKHA

13J02201	REAL TIME OPERATING SYSTEMS	35	43	78	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	35	31	66	P	3
13J02203	ARM BASED DEVELOPMENT	39	40	79	P	3
13J02204	PROTOCALS & INTERFACES	33	46	79	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	35	45	80	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	34	45	79	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	34	42	76	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	42	76	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	45	78	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	35	43	78	P	2
APPLIED : 10	PASSED : 10 TOTAL:	347	422	769	76.9 %	

130A1J0215 KOPPARAM SINDHUJA

13J02201	REAL TIME OPERATING SYSTEMS	29	43	72	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	31	44	75	P	3
13J02203	ARM BASED DEVELOPMENT	36	39	75	P	3
13J02204	PROTOCALS & INTERFACES	35	46	81	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	36	48	84	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	46	79	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	41	74	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	44	78	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	43	75	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	34	42	76	P	2
APPLIED : 10	PASSED : 10 TOTAL:	333	436	769	76.9 %	
130A1J0216	**KIRANMAI KOLUPOTI**					
13J02201	REAL TIME OPERATING SYSTEMS	33	39	72	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	42	75	P	3
13J02203	ARM BASED DEVELOPMENT	35	38	73	P	3
13J02204	PROTOCALS & INTERFACES	24	43	67	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	31	45	76	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	34	43	77	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	40	73	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	40	72	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	41	75	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	41	73	P	2
APPLIED : 10	PASSED : 10 TOTAL:	321	412	733	73.3 %	
130A1J0217	**K SHASIKUMAR**					
13J02201	REAL TIME OPERATING SYSTEMS	33	38	71	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	35	42	77	P	3
13J02203	ARM BASED DEVELOPMENT	39	38	77	P	3
13J02204	PROTOCALS & INTERFACES	32	45	77	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	38	70	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	44	77	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	45	80	P	2
13J02208	ARM BASED DEVELOPMENT LAB	36	53	89	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	49	83	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	35	44	79	P	2
APPLIED : 10	PASSED : 10 TOTAL:	344	436	780	78 %	
130A1J0218	**SAPPIDI MOHAN PRASAD**					
13J02201	REAL TIME OPERATING SYSTEMS	36	42	78	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	36	69	P	3
13J02203	ARM BASED DEVELOPMENT	39	42	81	P	3
13J02204	PROTOCALS & INTERFACES	33	42	75	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	35	40	75	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	35	48	83	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	34	43	77	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	51	83	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	50	84	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	34	47	81	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
APPLIED : 10	PASSED : 10	TOTAL:	345	441	786	78.6 %
130A1J0219	**BATTALAPALLI BHAVYA ROOPINI**					
13J02201	REAL TIME OPERATING SYSTEMS	36	46	82	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	36	46	82	P	3
13J02203	ARM BASED DEVELOPMENT	39	42	81	P	3
13J02204	PROTOCALS & INTERFACES	36	51	87	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	36	46	82	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	35	49	84	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	44	77	P	2
13J02208	ARM BASED DEVELOPMENT LAB	33	49	82	P	2
13J02209	PROTOCALS & INTERFACES LAB	35	49	84	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	36	43	79	P	2
APPLIED : 10	PASSED : 10	TOTAL:	355	465	820	82 %
130A1J0220	**CHILLIMUNTHA SAROJ KISHAN**					
13J02201	REAL TIME OPERATING SYSTEMS	35	43	78	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	35	32	67	P	3
13J02203	ARM BASED DEVELOPMENT	31	25	56	P	3
13J02204	PROTOCALS & INTERFACES	33	37	70	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	35	42	77	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	36	50	86	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	46	81	P	2
13J02208	ARM BASED DEVELOPMENT LAB	35	49	84	P	2
13J02209	PROTOCALS & INTERFACES LAB	37	55	92	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	36	48	84	P	2
APPLIED : 10	PASSED : 10	TOTAL:	348	427	775	77.5 %
130A1J0221	**BUSSA YASHWANTH**					
13J02201	REAL TIME OPERATING SYSTEMS	31	39	70	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	27	34	61	P	3
13J02203	ARM BASED DEVELOPMENT	35	33	68	P	3
13J02204	PROTOCALS & INTERFACES	29	43	72	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	38	66	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	40	71	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	31	38	69	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	38	68	P	2
13J02209	PROTOCALS & INTERFACES LAB	30	43	73	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	39	69	P	2
APPLIED : 10	PASSED : 10	TOTAL:	302	385	687	68.7 %

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
130A1J0222	**GUDIBANDI SRINIVASA REDDY**					
13J02201	REAL TIME OPERATING SYSTEMS	33	37	70	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	31	38	69	P	3
13J02203	ARM BASED DEVELOPMENT	36	36	72	P	3
13J02204	PROTOCALS & INTERFACES	31	48	79	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	27	38	65	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	46	77	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	40	72	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	41	71	P	2
13J02209	PROTOCALS & INTERFACES LAB	31	46	77	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	31	41	72	P	2
APPLIED : 10	PASSED : 10 TOTAL:	313	411	724	72.4 %	
130A1J0223	**CHELLAGURIKI UDAY KUMAR**					
13J02201	REAL TIME OPERATING SYSTEMS	32	34	66	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	31	35	66	P	3
13J02203	ARM BASED DEVELOPMENT	35	33	68	P	3
13J02204	PROTOCALS & INTERFACES	28	39	67	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	31	39	70	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	41	73	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	39	72	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	40	72	P	2
13J02209	PROTOCALS & INTERFACES LAB	34	44	78	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	33	38	71	P	2
APPLIED : 10	PASSED : 10 TOTAL:	321	382	703	70.3 %	
130A1J0224	**SANTOSH ROHIT**					
13J02201	REAL TIME OPERATING SYSTEMS	33	38	71	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	27	34	61	P	3
13J02203	ARM BASED DEVELOPMENT	31	33	64	P	3
13J02204	PROTOCALS & INTERFACES	29	40	69	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	31	44	75	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	43	74	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	31	41	72	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	39	70	P	2
13J02209	PROTOCALS & INTERFACES LAB	30	40	70	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	39	69	P	2
APPLIED : 10	PASSED : 10 TOTAL:	304	391	695	69.5 %	
130A1J0225	**MAJETI V N HEMANTH KUMAR**					
13J02201	REAL TIME OPERATING SYSTEMS	29	41	70	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	31	42	73	P	3
13J02203	ARM BASED DEVELOPMENT	36	35	71	P	3
13J02204	PROTOCALS & INTERFACES	31	42	73	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	31	42	73	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	43	74	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	40	73	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	40	71	P	2
13J02209	PROTOCALS & INTERFACES LAB	31	41	72	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	43	75	P	2
APPLIED : 10	PASSED : 10 TOTAL:	316	409	725	72.5 %	

130A1J0226 BOBBA SASI KANTH

13J02201	REAL TIME OPERATING SYSTEMS	36	39	75	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	33	42	75	P	3
13J02203	ARM BASED DEVELOPMENT	36	40	76	P	3
13J02204	PROTOCALS & INTERFACES	33	42	75	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	35	44	79	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	35	46	81	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	37	45	82	P	2
13J02208	ARM BASED DEVELOPMENT LAB	34	49	83	P	2
13J02209	PROTOCALS & INTERFACES LAB	36	50	86	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	35	52	87	P	2
APPLIED : 10	PASSED : 10 TOTAL:	350	449	799	79.9 %	

130A1J0227 KALIDINDI RAGHAVA RAJU

13J02201	REAL TIME OPERATING SYSTEMS	31	41	72	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	29	28	57	P	3
13J02203	ARM BASED DEVELOPMENT	39	32	71	P	3
13J02204	PROTOCALS & INTERFACES	29	39	68	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	43	71	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	50	82	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	44	76	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	47	79	P	2
13J02209	PROTOCALS & INTERFACES LAB	31	43	74	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	31	44	75	P	2
APPLIED : 10	PASSED : 10 TOTAL:	314	411	725	72.5 %	

130A1J0228 D VINODH KUMAR

13J02201	REAL TIME OPERATING SYSTEMS	32	33	65	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	28	40	68	P	3
13J02203	ARM BASED DEVELOPMENT	37	35	72	P	3

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02204	PROTOCALS & INTERFACES	33	37	70	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	38	70	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	40	71	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	39	71	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	41	71	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	40	72	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	42	72	P	2
APPLIED : 10	PASSED : 10 TOTAL:	317	385	702	70.2 %	

130A1J0229 PARI SUDDULA MAMATHA

13J02201	REAL TIME OPERATING SYSTEMS	35	37	72	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	32	32	64	P	3
13J02203	ARM BASED DEVELOPMENT	35	32	67	P	3
13J02204	PROTOCALS & INTERFACES	33	40	73	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	33	44	77	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	40	71	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	31	40	71	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	42	72	P	2
13J02209	PROTOCALS & INTERFACES LAB	30	41	71	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	38	68	P	2
APPLIED : 10	PASSED : 10 TOTAL:	320	386	706	70.6 %	

130A1J0230 G RAJARAJESWARI

13J02201	REAL TIME OPERATING SYSTEMS	35	43	78	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	32	28	60	P	3
13J02203	ARM BASED DEVELOPMENT	32	40	72	P	3
13J02204	PROTOCALS & INTERFACES	32	43	75	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	41	73	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	34	45	79	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	43	78	P	2
13J02208	ARM BASED DEVELOPMENT LAB	33	46	79	P	2
13J02209	PROTOCALS & INTERFACES LAB	35	47	82	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	35	44	79	P	2
APPLIED : 10	PASSED : 10 TOTAL:	335	420	755	75.5 %	

130A1J0231 MANDLI HARI PRIYA

13J02201	REAL TIME OPERATING SYSTEMS	33	41	74	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	29	36	65	P	3
13J02203	ARM BASED DEVELOPMENT	32	32	64	P	3
13J02204	PROTOCALS & INTERFACES	31	41	72	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	AB	32	F	0

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	40	72	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	31	38	69	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	40	71	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	42	74	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	37	67	P	2
APPLIED : 10	PASSED : 9	TOTAL:	313	347	660	66 %

130A1J0232 RODDAM SUMANTH KUMAR REDDY

13J02201	REAL TIME OPERATING SYSTEMS	31	38	69	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	29	29	58	P	3
13J02203	ARM BASED DEVELOPMENT	32	28	60	P	3
13J02204	PROTOCALS & INTERFACES	33	37	70	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	40	72	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	41	74	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	38	70	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	42	73	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	40	73	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	31	43	74	P	2
APPLIED : 10	PASSED : 10	TOTAL:	317	376	693	69.3 %

130A1J0233 MADEM MAMATHA

13J02201	REAL TIME OPERATING SYSTEMS	35	41	76	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	23	36	59	P	3
13J02203	ARM BASED DEVELOPMENT	33	34	67	P	3
13J02204	PROTOCALS & INTERFACES	33	40	73	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	40	68	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	43	75	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	33	40	73	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	44	74	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	46	78	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	41	73	P	2
APPLIED : 10	PASSED : 10	TOTAL:	311	405	716	71.6 %

130A1J0234 KUNCHI KAVYA

13J02201	REAL TIME OPERATING SYSTEMS	32	38	70	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	28	33	61	P	3
13J02203	ARM BASED DEVELOPMENT	36	35	71	P	3
13J02204	PROTOCALS & INTERFACES	31	40	71	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	32	39	71	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	30	40	70	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	39	71	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02208	ARM BASED DEVELOPMENT LAB	30	41	71	P	2
13J02209	PROTOCALS & INTERFACES LAB	32	45	77	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	31	38	69	P	2
APPLIED : 10	PASSED : 10	**TOTAL:**	**314**	**388**	**702**	**70.2 %**

130A1J0235 CHALLA SRAVANTHI

13J02201	REAL TIME OPERATING SYSTEMS	24	32	56	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	28	28	56	P	3
13J02203	ARM BASED DEVELOPMENT	29	32	61	P	3
13J02204	PROTOCALS & INTERFACES	25	32	57	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	39	67	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	30	41	71	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	31	40	71	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	39	70	P	2
13J02209	PROTOCALS & INTERFACES LAB	30	40	70	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	38	68	P	2
APPLIED : 10	PASSED : 10	**TOTAL:**	**286**	**361**	**647**	**64.7 %**

130A1J0236 LINGALA ANUPAMA REDDY

13J02201	REAL TIME OPERATING SYSTEMS	35	44	79	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	27	31	58	P	3
13J02203	ARM BASED DEVELOPMENT	29	33	62	P	3
13J02204	PROTOCALS & INTERFACES	33	40	73	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	33	41	74	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	32	40	72	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	41	73	P	2
13J02208	ARM BASED DEVELOPMENT LAB	33	43	76	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	40	73	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	33	40	73	P	2
APPLIED : 10	PASSED : 10	**TOTAL:**	**320**	**393**	**713**	**71.3 %**

130A1J0237 SHAIK RUFIYA

13J02201	REAL TIME OPERATING SYSTEMS	32	35	67	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	24	27	51	P	3
13J02203	ARM BASED DEVELOPMENT	33	32	65	P	3
13J02204	PROTOCALS & INTERFACES	31	43	74	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	28	38	66	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	33	43	76	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	32	39	71	P	2
13J02208	ARM BASED DEVELOPMENT LAB	31	40	71	P	2
13J02209	PROTOCALS & INTERFACES LAB	31	41	72	P	2

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date

SUBJECT CODE	SUBJECT NAME	I.M	E.M	TOTAL	RESULT	CR
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	32	41	73	P	2
APPLIED : 10	PASSED : 10 TOTAL:	307	379	686	68.6 %	
130A1J0238	SIRASANAGANDLA DIVYA					
13J02201	REAL TIME OPERATING SYSTEMS	35	45	80	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	32	35	67	P	3
13J02203	ARM BASED DEVELOPMENT	36	36	72	P	3
13J02204	PROTOCALS & INTERFACES	36	41	77	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	36	41	77	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	34	46	80	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	35	43	78	P	2
13J02208	ARM BASED DEVELOPMENT LAB	32	44	76	P	2
13J02209	PROTOCALS & INTERFACES LAB	33	47	80	P	2
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	34	40	74	P	2
APPLIED : 10	PASSED : 10 TOTAL:	343	418	761	76.1 %	
130A1J0239	TUMMALA MANYAM DAVID PRADEEP BABU					
13J02201	REAL TIME OPERATING SYSTEMS	32	38	70	P	3
13J02202	KERNEL PROGRAMMING & DRIVER DEVELOPMENT	25	29	54	P	3
13J02203	ARM BASED DEVELOPMENT	21	36	57	P	3
13J02204	PROTOCALS & INTERFACES	21	33	54	P	3
13J02205b	EMBEDDED SYSTEMS HARDWARE DESIGN	24	44	68	P	3
13J02206	REAL TIME OPERATING SYSTEMS LAB	31	40	71	P	2
13J02207	KERNEL PROGRAMMING & DRIVER DEVELOPMENT LAB	31	38	69	P	2
13J02208	ARM BASED DEVELOPMENT LAB	30	39	69	P	2
13J02209	PROTOCALS & INTERFACES LAB	30	AB	30	F	0
13J02210b	EMBEDDED SYSTEMS HARDWARE DESIGN LAB	30	39	69	P	2
APPLIED : 10	PASSED : 9 TOTAL:	275	336	611	61.1 %	

CONTROLLER OF EXAMINATIONS

Note: Any discrepancy in the result noted above must be brought to the notice of the Controller of Examinations, within two weeks from the above date